We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39454

Project Navigator - "FATAL_ERROR:HDLParsers:vhpverif.c:3581" when generating a VHDL Test bench


If you use certain code constructs (e.g., C_INTERRUPT_PRESENT and C_IS_DUAL) and the bo2na constant in HDL (supplied by Xilinx in the axi_gpio IP), Project Navigator gives a fatal error when trying to create a VHDL test bench (through New Source).

The fatal error is caused as the HDLParser is unable to handle the HDL code.

Following is the exact error message:

"Entity <axi_cross_point> compiled.
FATAL_ERROR:HDLParsers:vhpverif.c:3581:$Id: vhpverif.c,v 1.113 2007/10/09
   15:27:39 sandeepd Exp $:200 - INTERNAL ERROR... while parsing
   "B:/peadard/Nov10/857316/M70d/axi_cross_point.vhd" line 350. Contact your hot
   line.   Process will terminate. For technical support on this issue, please
   open a WebCase with this project attached at http://www.xilinx.com/support.

Process "Create VHDL Test Bench" completed successfully"


This issue occurs when a user has edited the axi_gpio.vhd as a basis for their own code top-level. After making changes, the source was added to a Project Navigator project, then when they try to generate a testbench for it, the fatal error occurs.

A work-around is to either replace the troublesome constructs with definitive integers, or manually create the test bench.

AR# 39454
Date Created 12/03/2010
Last Updated 10/04/2013
Status Active
Type Known Issues
  • ISE Design Suite - 12
  • ISE Design Suite - 13
  • ISE Design Suite - 14
  • AXI General Purpose IO