We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39512

12.x/13.x ChipScope IBERT GTH - "ERROR:sim - runPar : IBERT:par: Timing for this design was not met..."


When I generate an IBERT GTH Core with DATAWIDTH=32 and more than one GT quad selected, the following error occurs:

"ERROR:sim - runPar : IBERT:par: Timing for this design was not met. Reduce the number of GTs enabled, reduce your line rate, and/or choose a faster device.

ERROR:sim - IBERT:par Check report example_chipscope_ibert.par for more information."

How do I work around this issue?


When generating the core, select DATAWIDTH=40. This allows the core to generate without any implementation issues.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
35269 12.x ChipScope Pro - Known Issues for the ChipScope Pro 12.x software N/A N/A
AR# 39512
Date Created 12/07/2010
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-6 HXT
  • ChipScope Pro - 12.3
  • ChipScope Pro - 12.4
  • ChipScope Pro - 13.1
  • ChipScope Pro IBERT for Virtex-6 GTH