UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39513

MIG v3.6-v3.61 Virtex-5 DDR2 - Calibration does not complete (phy_init_done=0) when SIM_ONLY=0

Description

When I run the "sim.do" script with SIM_ONLY=0, phy_init_done fails to go High for MIG v3.6-v3.61 Virtex-5 DDR2 simulations.

Solution

This failure occurs because the "sim.do" script is not set up to include the additional 200 microsecond power-on delay that occurs when SIM_ONLY=0.Therefore, the simulation must be run longer before phy_init_done goes High.
AR# 39513
Date Created 12/10/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
IP
  • MIG