We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39567

12.2 MAP: Physical Synthesis Failed with Fatal_ERROR:1:78:


Design is failing with the following Fatal Error in Physical Synthesis

Running physical synthesis...

FATAL_ERROR:1::78: - Physical Synthesis Failed. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.


There are two MAP options that result in Physical Synthesis being run. They are -logic_opt and -register_duplication. The other resynthesis options fall under the "Global Optimization" category which occurs at an earlier phase ofMAP prior to placement.

In general, a Physical Synthesis failure can be bypassed by turning off one or both of these options. For the specific example seen in this Answer Record, there was a known problem with register duplication that has been fixed for ISE software version 12.3.

AR# 39567
Date Created 01/25/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2