UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39568

PlanAhead - Discrepancy in timing results

Description

Why do the timing results differ between TRCE and PlanAhead?

Solution

The following explanation is from UG632:

 
Using the Timing Results View
 
Timing results imported from trce display differently than the PlanAhead Report Timing command results described in Chapter 7, Netlist Analysis and Constraint Definition.
The trce results report the exact timing information coming from the implemented design, while the PlanAhead report estimates routing delays.
 
Using the Path Properties View
 
Selecting a Path in the Timing Results view displays information about the logic and delay on that path in the Path Properties view.
The display of timing paths imported from trce differs from the displays of PlanAhead Report Timing command results, which are described in Chapter 7, Netlist Analysis and Constraint Definition.
The trce results report additional information such values as clock skew and jitter, as shown in the following figure.
 
path_view.PNG




AR# 39568
Date Created 12/09/2010
Last Updated 09/30/2014
Status Active
Type General Article
Devices
  • SoC
  • FPGA Device Families
Tools
  • PlanAhead