UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39590

Design Assistant for PCI Express - How do I know if the receiver is experiencing 8b10b decode errors Virtex-6 Integrated Block?

Description

When using the Virtex-6 FPGA Integrated Block for PCI Express, how can I check to see if the receiver is experiencing 8b10b or disparity errors?

Note: This Answer Record is a part of the Xilinx Solution Center for PCI Express(Xilinx Answer 34536). TheXilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIeto guide you to the right information.

Solution

Bad signal integrity can impact link training. This could be due to problems with the reference clock or the differential receive pair.

Users can insert ChipScope Pro analyzer following (Xilinx Answer 39488) tomonitor the following signals to determine if any errors are happening on the receiver:

  • PIPERX#STATUSGT - Each lane has a 3-bit status output. A value of 100b indicates an 8b10b error and 111b indicates a receive disparity error. Use these as triggers for ChipScope tool to see if any errors occur once the LTSSM is moved out of the DETECT state.

The figures below show what to expect.Continue the debug steps in (Xilinx Answer 34151).

During normal operation once the link begins to train and throughout normal data transfers,PIPERX#STATUSGT, should be 000b. Other values (100b and 111b) indicate problems with the received data. This figure shows the link in L0 with normal activity and all zeroes onPIPERX#STATUSGT.

Before PIPERX#ELECIDLEGT goes low,PIPERX#STATUSGT has a value of 100b, but once data starts, it goes to 0 as shown in this figure.

If the link is having issues such as training down to lower lane widths or going through RECOVERY or a complete loss of link up, trigger onPIPERX#STATUSGT to find out if there are issues with the received data stream.


Revision History
03/14/2011 - Fixed link to 39488
03/09/2011- Initial Release

AR# 39590
Date Created 03/10/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • Virtex-6 FPGA Integrated Block for PCI Express ( PCIe )