UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39837

BPI Configuration & iMPACT Indirect BPI Programming - Potential conflict between Vref and BPI address pin

Description


For some FPGA devices BPI configuration address pins can also be used as VREF pins in normal operation.
When using a flash density that does not utilize all of the address pins, can I connect the BPI Address pins as VREF?

Solution

During configuration, the address pins will always drive in BPI mode. Also, during Indirect BPI programming, all address bits will be driven. This causes contention on the board if a Vref supply is connected to these address bits. For that reason, these dual purpose pins should not be used as VREF if the device is configured via BPI.
AR# 39837
Date Created 12/22/2010
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-5QV
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
  • Less
Tools
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • Less
Boards & Kits
  • Platform Cable USB
  • Platform Cable USB-II