We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 39958

14.x Timing - Why do I see differences between Timing Analysis and Timing Simulation?


Why do I see differences between Timing Analysis and Timing Simulation?


The timing tools use a different methodology for setup and hold analysisthan the simulation tools. The timing tools use a combination of min and max numbers in order to perform worst case timing analysis. The simulation tools use either min or max numbers.

For example, for a setup analysis, the timing tools use max data and min clock delays in order to get worst case timing results. The simulation tools use max for both data and clock, or min for both data and clock.

This explains why you might see differences in the simulation and timing results. The timing tools are the sign-off tools, so your design should meet timing to guarantee performance.

AR# 39958
Date 12/15/2012
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less
Page Bookmarked