UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40021

CPRI v8.5 - What is the Ethernet Interface FIFO depth and width?

Description

What is the Ethernet Interface FIFO depth and width?

Solution

Transmitter FIFO is 8192 by 6-bits for MII cores (4-bits data, 1-bit error, 1-bit end-of-frame) and 4096 by 12-bits for GMII cores (8-bits data, 2-bits each for error and end-of-frame).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54473 LogiCORE IP CPRI Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 40021
Date 03/14/2017
Status Active
Type General Article
IP
  • CPRI