UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40179

SPI-4.2 v11.1 - The _pl4_snk_top.v and _pl4_src_top.v module declarations use incorrect port direction for AXI_SNK_ACLK and AXI_SRC_ACLK

Description

In the SPI-4.2 v11.1 Core,  the <core_name>_pl4_snk_top.v and <core_name>_pl4_src_top.v files that declare the verilog modules have incorrect direction set for the AXI_SNK_ACLK and AXI_SRC_ACLK ports.

This causes errors in Synplify, but only warnings in XST (XST correctly views these as inputs despite module declaration).

Solution

To work around this issue, the AXI_SNK_ACLK and AXI_SRC_ACLK ports should be changed from ouputs to inputs. 

This issue is scheduled to be fixed in v11.2 of the SPI-4.2 core (to be released in ISE Design Suite 13.2).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40640 SPI-4.2 v11.1 (AXI) - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 40179
Date Created 02/23/2011
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • SPI-4 Phase 2 Interface Solutions