UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40335

12.1 EDK - How do you use Synplify to synthesize a design that includes an EDK subsystem?

Description

How do you use Synplify to synthesize a design that includes an EDK subsystem?

Solution

The EDK system only supports XST. When EDK is a subsystem in an ISE project, you can use other synthesis tools to synthesize other parts by performing the following:
  1. Add XMP file to the ISE project as a submodule.
  2. Select the ISE synthesis tool to Synplify.
  3. Make sure the EDK software project is "Marked to Initialize BRAM" in theXPS project.
  4. Run implementation.
  5. "Update bitstream" can update the elf to the final bit file.

NOTE: MPMC and some other IP cores includes I/O buffers in the core. By default,Synplify inserts the I/O buffers again. To prevent Synplify from doing this, refer to the method found in (Xilinx Answer 4508).

AR# 40335
Date Created 01/28/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.1