We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40492

14.x Virtex-7 - Design does not meet timing on Virtex-7 while design meets timing on Virtex-6 device


I have a design that does not meet timing in a Virtex-7 device while the same design does meet timing on a Virtex-6 device.

How can I meet timing on the Virtex-7 device.


You cannot compare apples to apples between a Virtex-6 and Virtex-7 devices. They will have completely different timing numbers.

Virtex-7 FPGAis not in production and so the timing numbers will change.

In this case, by running some smartxplorer runs, we were able to find a run that actually met timing on the Virtex-7 device.
AR# 40492
Date Created 04/30/2012
Last Updated 05/16/2012
Status Active
Type Design Advisory
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less