UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40500

12.1 EDK - CIP Wizard Does Not Generate Verilog Examples

Description

I am trying to generate custom peripheral using the CIP wizard. While configuring the CIP wizard,I select the option to generate stub 'user_logic' template in Verilog instead of VHDL.However, it looks that the user logic template does not generate the complete example.

Is this a known issue? What is the workaround for it at the moment?

Solution

Full Verilog examples are currently not planned for Processor Local Bus (PLB) templates. A potential workaround is to use the user logic from a VHDL generated core.
AR# 40500
Date Created 02/08/2011
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • EDK - 12.1
  • EDK - 12.2
  • EDK - 12.3
  • More
  • EDK - 12.4
  • EDK - 13
  • EDK - 13.1
  • Less