UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40619

13.4 PlanAhead - MIG core cannot be created if the IP Catalog HDL type is set to Auto in a VHDL top-level design

Description

I am trying to generate a MIG DDR3 core in the PlanAhead tool and instantiate it into a VHDL top-level design. 

However, even though the IP Catalog HDL type is set to Auto, MIG does not open and the following error occurs:

The Design Entry field in the project settings are not supported by MIG. Using Verilog for Design Entry. You need to make this change in Xilinx Core Generator project setting.

Why does this occur?

Solution

MIG 3.3 does not support VHDL. 

However, as the IP Catalog HDL type is set to Auto, even though the top-level RTL source is VHDL, MIG should still be able to output a Verilog version of the design so that it can be instantiated in the VHDL top-level in the PlanAhead tool.

To work around this issue, set the IP Catalog HDL type to Verilog (instead of Auto) to create the MIG IP core.

AR# 40619
Date Created 07/06/2011
Last Updated 08/11/2014
Status Active
Type General Article
Devices
  • Kintex-7
Tools
  • PlanAhead - 13.1
  • PlanAhead - 13.2