"> AR# 40672: LogiCORE IP FIFO Generator- How is the IP affected by the Spartan-6 FPGA 9K block RAM issue?

UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40672

LogiCORE IP FIFO Generator- How is the IP affected by the Spartan-6 FPGA 9K block RAM issue?

Description

How does the Spartan-6 FPGA 9K block RAM initialization issue described in (Xilinx Answer 39999) affect the LogiCOREIP FIFO Generator?

For more details on the Spartan-6FPGA 9k block RAM initialization issue, refer to Spartan-6 Errata (including EN148) and (Xilinx Answer 39999).

Solution

The FIFO Generator IP core uses 9K block RAM in some configurations. A MAP and BitGen DRC warning is issued if your configuration uses the RAMB8BWER.

Because the FIFO Generator cannot be initialized and is always written to before it has a valid output, the warning can be safely ignored.

For a detailed list of LogiCOREIPFIFO Generator Release Notes and Known Issues, see (Xilinx Answer 40592).

AR# 40672
Date Created 03/24/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
IP
  • FIFO Generator