UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40693

13.x/12.x Chipscope - maximum data depth setting for Spartan-6 in ILA

Description

I need to capture about 128K depth of data to debug my design targeting a Spartan-6 device. WhenI generate ChipScope ILA from CORE Generator tool, the maximum available sample data depth is "65536" (64K). However, the BRAM resource of my design is large enough for sampling more depth of data. I can see for Virtex-5 FPGA thatthis number is 128K. Is it possible to expand this number for Spartan-6 FPGA, as it is not a device limitation?

Solution

This limit is hard coded into the tools.A fix for thisfeature is currently scheduled to be added in 13.2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
40485 13.x ChipScope Pro - Known Issues for the ChipScope Pro 13.x Software N/A N/A
AR# 40693
Date Created 04/08/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
Tools
  • ChipScope Pro - 11.3
  • ChipScope Pro - 11.4
  • ChipScope Pro - 11.5
  • More
  • ChipScope Pro - 11.1
  • ChipScope Pro - 11.2
  • ChipScope Pro - 12.1
  • ChipScope Pro - 12.2
  • ChipScope Pro - 12.3
  • ChipScope Pro - 12.4
  • Less