We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40796

LogiCORE IP CPRI v3.2 - How long is stat_alarm asserted?


In the user guide for CPRI core, functionality of port "stat_alarm" is described. However, it does not describe how many clock cycles this output is active in case of an alarm.


The CPRI specification describes different conditions when alarm is set and ceased. stat_alarm is asserted and de-asserted according to the conditions provided in the specification. There is no specific number of clock cycles that stat_alarmisasserted.

For Release Notes and Known Issues for the LogiCORE CPRI v3.2, see (Xilinx Answer 36969).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
36969 LogiCORE IP CPRI - Release Notes and Known Issues N/A N/A
AR# 40796
Date Created 03/01/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • CPRI