UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser: Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40818

Design Advisory for Spartan-6 SelectIO - INTERM_XX not being appropriately Turned On in BitGen for Spartan-6 FPGA inputs

Description

It has been discovered that in Spartan-6 FPGA designs that utilize inputs implemented with split internal termination (UNTUNED_SPLIT_XX, where XX is 25, 50, or 75), no internal termination is enabled in hardware. Common indications that are observed include:

  • unexpected reflections/poor signal integrity
  • lower than expected power consumption
  • lack of a bias on a signal

This issue does not impact bi-directional signals, so MIG/Memory interface-based designs are not typically affected.

Solution

For software versions prior to and including 13.2, the termination can be enabled by making a signal bi-directional with the 3-state control permanently enabled High (output disabled).

Note: the Save constraint must be utilized to avoid optimization back into an input.

This issue is resolved in ISE version 13.3. Later versions are free from this limitation.

Additional Notes:

Because the IN_TERM attribute is IOSTANDARD-independent, this issue can occur with many standards; most commonly this would be expected in SSTL, HSTL, and LVCMOS.

The issue is isolated to BitGen, so throughout the implementation process, the design would indicate that IN_TERM is appropriately enabled.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
34856 Design Advisory Master Answer Record for Spartan-6 FPGA N/A N/A
AR# 40818
Date Created 02/22/2011
Last Updated 01/06/2016
Status Active
Type Design Advisory
Devices
  • Spartan-6 LX
  • Spartan-6 LXT