UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40867

MIG Spartan-6 MCB - Signal Integrity Simulation Using IBIS

Description

A critical step in verifying board layout guidelines for memory interface designs includes using IBIS to run signal integrity simulations. Remember to run these simulations for both pre-board layout and post-board layout. These simulations confirm the signal integrity on the board.

Note: This Answer Record is part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

Solution

The ML561 Hardware-Simulation Correlation chapter of the Virtex-5 FPGA ML561 Memory Interfaces Development Board User Guide (UG199) can be used as a guideline. This chapter provides a detailed look at signal integrity correlation results for the ML561 board, and can be used as an example for what to look at and what you should see. It also provides the steps to create a design-specific IBIS model to aid in setting up the simulations.

See also:

(Xilinx Answer 37081)MIG Spartan-6 MCB - Calibrated Input Termination IBIS Simulation

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
37081 MIG Spartan-6 MCB - Calibrated Input Termination IBIS Simulation N/A N/A
40775 MIG Spartan-6 MCB - Board Layout N/A N/A
AR# 40867
Date Created 08/22/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
IP
  • MIG