UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40875

SPI-4.2 v11.1 - Incorrect Side Band Error signal could be asserted in Transparent Status Mode

Description

For the SPI-4.2 v11.1 Source Core using Transparent Status Mode, the SRC_BRESP_ERR[3] signal (defined as "write transaction to the Status space has failed") asserts for reads and writes to the status memory space. However, since the status memory does not actually exist in Transparent Mode, it is more appropriate to assert SRC_BRESP_ERR[4] instead, which is defined as the "Read/Write transaction missing a valid address."

Solution

This issue is to be resolved in the SPI-4.2 v11.2 core scheduled for release in ISE Design Suite 13.2.
AR# 40875
Date Created 02/24/2011
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • SPI-4 Phase 2 Interface Solutions