We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 40897

LogiCORE IP - X's are seen in ModelSim 6.6c functional or timing simulation


In ModelSim 6.6c, X's are seen in functional or timing simulation, and simulation fails to complete successfully.


There is a known issue in ModelSim 6.6c that is scheduled to be fixed in ModelSim 6.6e. 

This issue can be worked around in ModelSim 6.6c in the following ways:

  • When all the signals are dumped in the waveform (add list -r *)
  • When all signals are logged by the simulator without displaying any extra signals in the waveform window (add log -r *)
AR# 40897
Date Created 03/01/2011
Last Updated 09/08/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet Media Access Controller