We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41157

13.1 PlanAhead - Reconfigurable Module source cannot be removed from project


When I select a source for a Reconfigurable Module (RM) and select Remove from Project, I get a dialog requesting confirmation.
When I click "OK," I get a message that it cannot be done from the GUI.
When I click "OK," I am brought back to the last dialog asking for confirmation.

I am stuck in an apparent loop.


A source file for a Reconfigurable Module must be removed from the Netlist Design. In ISE Design Suite 13.2, the PlanAhead message will be improved to explain how to remove the source and the infinite loop issue will be resolved.

To get out of the loop in PlanAhead tool 13.1, close and reopen the PlanAhead tool.
AR# 41157
Date 05/19/2012
Status Archive
Type Known Issues
  • PlanAhead - 13.1
Page Bookmarked