UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41166

13.2 PlanAhead - Does the PlanAhead tool support relative paths in the Verilog Path setting?

Description

Doesthe PlanAhead tool support relative paths in the VERILOG_DIR path variable setting?

If not, how do I work around this issue when arelative path is needed?

Solution

The 13.2 PlanAhead tooldoes not support relative directory paths in the VERILOG_DIR path variable.

The main use case for this feature is to add the included files to the PlanAhead toolproject "automatically", then import all of the files into the project.

To accomplish this task, you must:

  1. Add the sources as external files to the project.
  2. Add the Verilog paths to the project as ABSOLUTE paths to the existing include path. In other words, you must manually convert the relative path to an absolute path.
  3. Add the include files via "add_files -scan_for_includes" or the GUI equivalent.
  4. Import the files.
  5. Update the Verilog Paths to the new local include directory.
This issue is resolved in the PlanAhead 13.3 software.
AR# 41166
Date Created 03/10/2011
Last Updated 02/17/2013
Status Active
Type Known Issues
Tools
  • PlanAhead - 13.1
  • PlanAhead - 13.2