UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41196

13.1 Speeds Files - BUFIO2FB failing component switching limits

Description

The following component switching limit violation relating to BUFIOFB is observed in ISE 13.1 software.

Component Switching Limit Checks: PERIOD analysis for net "DisplayDeserialiser/LVDSSampleClock" derived from

PERIOD analysis for net "DisplayDeserialiser/DisplayReceiverPLL_CLKOUT1" derived from NET "DisplayDeserialiser/DisplayReceiverPLL/clkin1" PERIOD = 7.14 ns HIGH 50%; divided by 7.00 to 1.020 nS
duty cycle corrected to 1.020 nS HIGH 510 pS

--------------------------------------------------------------------------------
Slack: -0.884ns (period - min period limit)
Period: 1.020ns
Min period limit: 1.904ns (525.210MHz) (Tbufper_I)
Physical resource: DisplayDeserialiser/DisplayReceiverPLLFeedbackBuffer/I
Logical resource: DisplayDeserialiser/DisplayReceiverPLLFeedbackBuffer/I
Location pin: BUFIO2FB_X1Y8.I
Clock network: DisplayDeserialiser/LVDSSampleClock
--------------------------------------------------------------------------------

Is this a known issue?

Solution

This issue is scheduled to be fixed in the next major release of software.
AR# 41196
Date Created 03/10/2011
Last Updated 04/11/2011
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • ISE Design Suite - 13.1