UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41215

CPLD - Can Xilinx CPLDs be used as voltage / level translators?

Description

Yes, Xilinx CPLDs can be used a level translators. If they are going to used for this function, then the selected device MUST have more than one I/O bank.

Solution

What is required to do is to power one bank at the current I/O level and the other bank at the new I/O level. For example, when using a CoolRunner II CPLD you could have one bank powered at 1.8v for LVCMOS18 and the other at 3.3v for LVCMOS33, allowing the conversion between LVCMOS18 and LVCMOS33.

It is important to note that the data sheet of the device selected must be used to ensure that all of the voltage applied are within the CPLD specifications.


AR# 41215
Date Created 03/14/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • 9500
  • 9500XL
  • 9500XL IQ
  • More
  • 9500XL XA
  • 9500XV
  • CoolRunner XPLA3
  • CoolRunner-II
  • CoolRunner-II XA
  • Less