We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41316

14.x INFO:Timing:2700 - Timing constraints ignored


I am seeing the following message in thetiming report despite that the design is fully constrained.

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.

The report displays path delay rather than slack. What happened?


This INFO is shown because TRACE option -a (advanced analysis) is turned on, which is off by default.

This option is only used if you are not supplying any timing constraints (from a PCF) to TRACE. The -a option writes out a timing report with the following information:

  • An analysis that enumerates all clocks and the required OFFSETs for each clock
  • An analysis of paths having only combinatorial logic, ordered by delay
Since user specified constraints are overridden andno requirements are provided, the result is delay based instead of slack based.

Please rerun TRACE without -a to obtain a normal timing report.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
44996 14.x Timing - Design Summary shows failing constraint but timing report shows 0 error N/A N/A
AR# 41316
Date Created 04/11/2011
Last Updated 01/24/2013
Status Active
Type General Article
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
  • Less