We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41645

ML510 - SW2 pin assignment incorrect in UG356


In the ML510 Embedded Development Platform User Guide, UG356, (v1.1), the CPU Reset SW2 is discussed on page 58.

UG356 states SW2 connects to pin H7 of the FPGA, is this correct?


The ML510 schematics show the correct pinout and can be used to confirm that the reset signal from SW2 is not connected to H7.  FPGA_CPU_RESET is connected to J15, in Bank 3 of the FPGA.

This has been correctly reflected in UG356, (v1.2).

AR# 41645
Date 05/23/2014
Status Archive
Type General Article
Boards & Kits
  • ML510
Page Bookmarked