We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4166

V1.5 CORE Generator - What's new in the v1.5 release?


Keywords: CORE Generator, COREGEN, Coregen, v1.5

Urgency: Standard

General Description:
What's new in the v1.5.0 release?


- HP-UX 10.2 support
- EDIF is generated for implementation instead of XNF;
- Verilog behavioral models
- characterization data (CLB utilization and speed) have been
added to CORE Generator module datasheets
- limited Virtex architecture support has been
added (dual and single port block RAM modules)
AR# 4166
Date Created 06/30/1998
Last Updated 02/11/2001
Status Archive
Type General Article