UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41699

7 Series XADC - How do you power down the XADC?

Description

In the 7 Series FPGAs, how do you power down the XADC?

Solution

The Configuration Register 2 contains two power down bits, PD0 and PD1, that can be used to either power down ADC B or the XADC block.

Setting PD1=PD=1 powers down the XADC.

NOTE : In Virtex-6 FPGA the System Monitor was powered down by grounding the AVdd; however, in the 7-Series XADC the Vccadc should never be tied to GND.
AR# 41699
Date Created 05/02/2011
Last Updated 10/12/2011
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT