We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41699

7 Series XADC - How do you power down the XADC?


For 7 Series FPGAs, how do you power down the XADC?


The Configuration Register 2 contains two power down bits, PD0 and PD1, that can be used to either power down ADC B or the XADC block.

Setting PD1=PD=1 powers down the XADC.

Note: In Virtex-6 FPGAs, the System Monitor was powered down by grounding the AVdd; however, in the 7 Series XADC the Vccadc should never be tied to GND. 

Even if the XADC is not used it should be connected to VCCAUX.

The XADC User Guide gives details on what each port should be connected to if the XADC is not used in the Package Pins section.


AR# 41699
Date 09/04/2017
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
Page Bookmarked