^
Advanced Search

AR# 41768 MIG v3.7 Virtex-6 DDR2/DDR3 - AXI simulations fail during compilation when using ISE Simulator

Description

MIG v3.7 Virtex-6 FPGA DDR2/DDR3 AXI simulations fail during compilation only when using the ISE Simulator tool.

Error Message:
Analyzing Verilog file \"../rtl/ui/ui_top.v\" into library work
Analyzing Verilog file \"../rtl/ui/ui_wr_data.v\" into library work
ERROR:HDLCompiler:1134 - "Unknown" Line 0: Cannot open verilog file ./afifo.v

Solution

This is because the files listed in isim_files.prj of the User Design do not contain the AXI traffic generator file list.There is no issue with the example design when using ISE Simulator or ModelSim and there are no issues when using the User Design with ModelSim.

Workaround:

Traffic generator file list provided in isim_file.prj is as follows for both DDR2 and DDR3:

verilog work ./afifo.v

verilog work ./cmd_gen.v

verilog work ./cmd_prbs_gen.v

verilog work ./data_prbs_gen.v

verilog work ./init_mem_pattern_ctr.v

verilog work ./mcb_flow_control.v

verilog work ./mcb_traffic_gen.v

verilog work ./rd_data_gen.v

verilog work ./read_data_path.v

verilog work ./read_posted_fifo.v

verilog work ./sp6_data_gen.v

verilog work ./tg_status.v

verilog work ./v6_data_gen.v

verilog work ./wr_data_gen.v

verilog work ./write_data_path.v

This file list needs to be replaced with the following file list in isim_files.prj file.

verilog work ./axi4_tg.v

verilog work ./axi4_wrapper.v

verilog work ./cmd_prbs_gen_axi.v

verilog work ./data_gen_chk.v

verilog work ./tg.v

This is scheduled to be fixed in the MIG v3.8 ISE 13.2 software release.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39128 MIG Virtex-6 and Spartan-6 v3.7 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
39128 MIG Virtex-6 and Spartan-6 v3.7 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Actions

AR# 41768
Date Created 04/14/2011
Last Updated 05/20/2012
Status Active
Type Known Issues
Devices
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
IP
  • MIG
Feed Back