UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41812

MIG 7-series - Port size mismatch warnings in simulation

Description

When I run a MIG 7-series DDR3 SDRAM simulation, a series of port size mismatch warning messages are displayed :

 

# Refreshing /DDR3_bk33/example_design/sim/work.tg_prbs_gen
# Loading work.tg_prbs_gen
# ** Warning: (vsim-3015) ../../user_design/rtl/DDR3_bk33.v(756): [PCDPC] - Port size (16 or 16) does not match connection size (1) for port 'app_wdf_mask'. The port definition is at: ../../user_design/rtl/ip_top/memc_ui_top_std.v(240).
# Region: /sim_tb_top/u_ip_top/u_DDR3_bk33/u_memc_ui_top_std
# ** Warning: (vsim-3015) ../../user_design/rtl/DDR3_bk33.v(756): [PCDPC] - Port size (4 or 4) does not match connection size (8) for port 'app_ecc_multiple_err'. The port definition is at: ../../user_design/rtl/ip_top/memc_ui_top_std.v(242).
# Region: /sim_tb_top/u_ip_top/u_DDR3_bk33/u_memc_ui_top_std
# ** Warning: (vsim-3015) ../../user_design/rtl/ip_top/memc_ui_top_std.v(501): [PCDPC] - Port size (8 or 8) does not match connection size (4) for port 'raw_not_ecc'. The port definition is at: ../../user_design/rtl/ip_top/mem_intfc.v(233).
# Region: /sim_tb_top/u_ip_top/u_DDR3_bk33/u_memc_ui_top_std/mem_intfc0
# ** Warning: (vsim-3015) ../../user_design/rtl/ip_top/memc_ui_top_std.v(501): [PCDPC] - Port size (8 or 8) does not match connection size (4) for port 'ecc_single'. The port definition is at: ../../user_design/rtl/ip_top/mem_intfc.v(279).
.....

Why are the port sizes mismatched?

Is it safe to ignore these warnings?

Solution

The reason these warnings occur is because the Traffic Generator is set up for all configurations, and then parameterized for the generated MIG design.

The warnings are providing valid information when certain options aren't being used or a port width is incorrect. 

The relevant logic will be properly trimmed in implementation.

These warnings can be safely ignored.

Revision History:

08/05/2014 - Initial Release

AR# 41812
Date Created 04/18/2011
Last Updated 08/21/2014
Status Active
Type General Article
IP
  • MIG