UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41856

Spartan-6 - BitGen - What does the following warning mean, WARNING:PhysDesignRules:1969 ?

Description

When running BitGen the following warning can be seen:

WARNING:PhysDesignRules:1969 - IOB (Sig_N) (Slave) is driving BUFIO2_2CLK
xxxx/xxxx/bufio2_2clk_i (Master) while I_INVERT is FALSE. I_INVERT is
NOT set but the IOB to BUFIO2_2CLK signal WILL be inverted.

Solution

The reason for this is that the I_INVERT of the BUFIO2 should be set to TRUE when using the BUFIO2_2Clk and BUFIO2 together for a DDR application.

If the I_INVERT is set to TRUE, a MAP error is seen. The workaround is to allow BitGen make the inversion.

This issue is resolved in ISE Design Suite 13.2.
AR# 41856
Date Created 07/15/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • ISE Design Suite - 13.1