UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41877

Spartan-6 - iMPACT indirect SPI Flash Programming Failed in multiple Spartan-6 FPGA devices in SPI Daisy Chain configuration mode.

Description

Why does SPI indirect programming fail in multiple SPI daisy chains for Spartan-6 FPGA configurations?

Why does iMPACT fail to load the indirect SPI CORE for programming in SPI daisy chains for Spartan-6 FPGA configurations?

Solution

This issue occurs when you have multiple Spartan-6 FPGA devices in SPI Daisy Chain configuration mode with DONE pins tied together.

While doing SPI Indirect Programming, iMPACT fails programming because the Slave FPGA drives DONE signals LOW (as expected) while the Master is configured with the CORE file from iMPACT to begin the SPI indirect programming.

The workaround consists in configuring the Slave FPGA first, so that DONE is released when iMPACT configures the Master FPGA.

The other workaround is to add a hardware switch to isolate master FPGA's DONE pin for indirect programming only.

AR# 41877
Date Created 04/21/2011
Last Updated 07/15/2011
Status Active
Type Design Advisory
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • More
  • ISE Design Suite - 12.4
  • ISE Design Suite - 13.0
  • ISE Design Suite - 13.1
  • Less