UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 41965

MIG v3.7 Virtex-6 DDR2/DDR3 - HAMMER data pattern does not work in simulation

Description

The MIG Traffic Generator does not simulate the HAMMER data pattern correctly.

Why is app_wdf_data always undriven by the traffic generator even when I set DATA_PATTERN=DGEN_HAMMER in sim_tb_top.v?

Solution

This is a problem with the HAMMER pattern process inside v6_data_gen.v and only affects the Verilog design.

Please replace v6_data_gen.v with the modified version attached to this Answer Record to resolve the problem.

This will be fixed with the release of ISE 13.2 software and MIG v3.8.

Attachments

Associated Attachments

Name File Size File Type
v6_data_gen.v 119 KB V

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
41918 MIG v3.7-v3.8 Virtex-6 DDR2/DDR3 - Traffic Generator does not simulate other data or command patterns N/A N/A

Associated Answer Records

AR# 41965
Date 03/15/2018
Status Active
Type Known Issues
Devices
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • MIG
Page Bookmarked