UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4216

4.2i Foundation, Timing Simulation - How do I preserve internal net hierarchy in Foundation Logic Simulator?

Description

Keywords: simulation, timing, hierarchy, flat, flatten, checkpoint

Urgency: Standard

General Description:
By default, back-annotated netlists are flattened by the NGD2EDIF utility, which is run by the Flow Engine during implementation. Is it possible to generate a netlist that preserves hierarchy?

Solution

Yes -- follow the steps below:

1. In the Foundation Project manager, select Tools -> Simulation/Verification -> Checkpoint Gate Simulation Control.
The Checkpoint Simulation Dialog box will appear.

2. Select the desired version and highlight the .ngd file.

3. De-select the Flat Netlist box, and click "OK".
This re-runs NGD2EDIF with a switch that preserves hierarchy, then launches the simulator upon completion.
AR# 4216
Date Created 07/09/1998
Last Updated 08/12/2003
Status Archive
Type General Article