UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42195

MIG v3.7 Virtex-6 DDR2/DDR3 - For ECC enabled designs, app_correct_en is not driven properly and ECC is not working

Description

For ECC enabled designs, single-bit errors are being detected but not corrected. Why is ECC correction not occurring?

Solution

Port app_correct_en is an active High signal and is used to correct the data bits when there are data bit errors. In MIG v3.7 and previous releases, this port resides in memc_ui_top module only and was left unconnected when ECCwas enabled. This results in the ECC correction logic being trimmed out during synthesis and therefore no correction occurs.

This is fixed in the ISE 13.2 softwarerelease inMIG v3.8, as app_correct_en is tied to '1' in the memc_ui_top module in order to always correct single bit errors. To work around this in previous versions of MIG the user must manually modify the RTL by tying app_correct_en to '1' in the memc_ui_top module.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
39128 MIG Virtex-6 and Spartan-6 v3.7 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
39128 MIG Virtex-6 and Spartan-6 v3.7 - Release Notes and Known Issues for ISE Design Suite 13.1 N/A N/A
AR# 42195
Date Created 05/17/2011
Last Updated 05/20/2012
Status Active
Type Known Issues
Devices
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
Tools
  • ISE Design Suite - 13.1
IP
  • MIG