It has been seen in some designs that including ChipScope designs andreading the NGC cores into XST can cause XST to perform some optimizations which cause the addition of BUFG's to local clock signals which do not require them. This is seen in cases where the clock signals in question are not being used by the ChipScope blocks and as such are independent of the ChipScope logic.