UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42252

UG526 - UART and USB ports labeled incorrectly in Figure 1-2

Description

UG526 (v1.5), SP605 Hardware User Guide, lists the SP605 features in Table 1-1.  This table lists the USB JTAG Connector and the USB-to-UART bridge; however, the labels are incorrect in the accompanying Figure 1-2. 

Solution

UG526 (v1.5), Figure 1-2, shows Number 6 as the USB JTAG connector, and shows Number 12 as the USB UART connector.  These have been incorrectly swapped.

Looking at Figure 1-2, Number 6 is in fact the USB UART port, while Number 12 is the USB JTAG connector. This is correctly labeled on the silkscreen of the board and in the schematic, and there is no Hardware issue associated with this.

This has been corrected in UG526 (v1.6), July 18, 2011.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
33839 Spartan-6 FPGA SP605 - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 42252
Date Created 06/02/2011
Last Updated 09/17/2013
Status Active
Type General Article
Boards & Kits
  • Spartan-6 FPGA SP605 Evaluation Kit