We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42304

13.1 Known Issue - ChipScope Analyzer displays incorrect line rate


In 13.1 ChipScope Analyzer, the Line Rate field in the IBERT core does not display the correct line rate that was set up with the core.

Is the GT set up correctly, or is the field showing the incorrect line rate?


This is a known issue in 13.1 and 13.2. Analyzer is not displaying the correct line rate. This should be fixed in 13.3.

You can verify that your GT is set to the correct line rate by checking the settings of the PLL in the DRP settings tab.As long as the settings of the PLL match the expected settings for your line rate, the GT is operating at the correct line rate.

If you are unsure of what the proper settings are for the PLL in your GT, you can find this in the appropriate section of the GT user guide.

Virtex-6 GTX User Guide
Virtex-6 GTH User Guide
Virtex-5 GTX User Guide
Virtex-5 GTP User Guide
Spartan-6 GTP User Guide

AR# 42304
Date Created 07/15/2011
Last Updated 01/02/2013
Status Active
Type Known Issues
  • Virtex-5 FXT
  • Virtex-5 LXT
  • Virtex-5 SXT
  • More
  • Virtex-5 TXT
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LXT
  • Less
  • ChipScope Pro - 13.1