We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42336

SPI-4.2 v11.2 - Unused Address Bits on AXI4-Lite Interfaces Removed


The SPI-4.2 v11.1 core used a 32-bit address bus for the AXI4-Lite interface. The SPI-4.2 v11.2 and later core now uses a 10-bit address bus for the AXI4-Lite address bus.


The AXI4 specification no longer requires a minimum address width for the AXI4-Lite address busses. The AXI4-Lite AWADDR and ARADDR address busses are reduced from 32 bits down to 10 bits.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
42612 SPI-4.2 v11.2 (AXI) - Release Notes and Known Issues for ISE Design Suite 13.2 N/A N/A
AR# 42336
Date 05/26/2014
Status Archive
Type Known Issues
  • SPI-4 Phase 2 Interface Solutions
Page Bookmarked