We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42553

Aurora 8b/10b Virtex-4 FX - Issues and Answer Record List


The following Answer Records cover current known issues as well as commonly asked questions related to Aurora 8b/10b Virtex-4 FX.

NOTE: This Answer Record is part of the Xilinx Aurora Solution Center (Xilinx Answer 21263). The Xilinx Aurora Solution Center is available to address all questions related to Aurora.


(Xilinx Answer 41799) Virtex-4 Aurora 8b/10b - Core reports "Channel-up" even though receive pins (RXN/RXP) are not connected
(Xilinx Answer 41076) Virtex-4 Aurora 8B/10B Core 3.1 - TXPOST_TAP_PD_P generic does not get passed to calibration block
(Xilinx Answer 37202) Virtex-4 Aurora 8b/10b - I cannot select REFCLK1 in column 2
(Xilinx Answer 29208) Virtex-4 Aurora - Special reset consideration for Virtex-4 Aurora designs

Release Notes:
(Xilinx Answer 32234) Aurora 8B/10B for Virtex-4 FX FPGA v3.1 - Release Notes and Known Issues for ISE Design Suite 11.1

AR# 42553
Date Created 06/15/2011
Last Updated 12/15/2012
Status Active
Type General Article
  • Aurora 8B/10B Virtex-4 FX