UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42591

7 Series FPGA GTX Transceivers - TX/RX Buffer Bypass Default Attribute Settings

Description

This answer record lists the default settings to be used for TX/RX Buffer Bypass attributes for the 7 series FPGA GTX Transceivers.

Solution

The default settings generated by the 7 series FPGA Transceiver Wizard v1.4 for TX/RX buffer bypass attributes are not correct. Thefollowing defaults should be used instead:

TXPH_CFG - 16'h0780
TXPHDLY_CFG - 24'h084020
TXDLY_CFG - 16'h001F
TXDLY_LCFG - 9'h030
TXDLY_TAP_CFG - 16'h0000

RXPH_CFG 24h000000
RXPHDLY_CFG 24h084020
RXDLY_CFG 16h001F
RXDLY_LCFG 9h030
RXDLY_TAP_CFG 16h0000

This isfixed inthe 7 series FPGA Transceiver Wizard v1.5 in ISE design tools13.3 release.

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
41613 7 Series FPGAs GTX/GTH Transceivers - Known Issues and Answer Record List N/A N/A
AR# 42591
Date Created 06/27/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7
IP
  • 7 Series FPGAs Transceivers Wizard