We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42599

PlanAhead - What is the best method to remove ChipScope blocks and nets from the design within PlanAhead?


Removing ChipScope cores from the PlanAhead project does not successfully remove the cores and leads to errors in MAP during design implementation.

How can I do this without running into these errors?


PlanAhead stores the information on what ChipScope cores are included in a design in a different location and manually removing the cores from the design in PlanAhead does not modify the project location where the ChipScope information is stored.

The best solution is to view the "Netlist Design" and on the left hand side open the ChipScope dialog by selecting "Set up ChipScope".

This will allow you to remove ChipScope cores and nets associated to these cores and when saved will modify the stored ChipScope project files to correctly apply the new settings during implementation.


Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
43099 MIG 7 Series v1.3 - Release Notes and Known Issues for ISE Design Suite 13.3 N/A N/A
AR# 42599
Date Created 06/14/2011
Last Updated 09/30/2014
Status Active
Type General Article
  • SoC
  • FPGA Device Families
  • PlanAhead - 13.1
  • PlanAhead - 13.2