UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42613

SPI-4.2 v11.2 (AXI) - Timing Violations on X_RAMD64_ADV Primitive When Running Timing Simulation

Description

When running a timing simulation, timing violations might be seen on the  X_RAMD64_ADV primitive when targeting Virtex-6, Kintex-6 or Virtex-7 devices.

Solution

The example design simulation scripts use the -sdftyp numbers in the sdf file when running a timing simulation. The timing error is not correct and can be avoided by running two simulations one with the -sdfmin and one with -sdfmax numbers.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
42612 SPI-4.2 v11.2 (AXI) - Release Notes and Known Issues for ISE Design Suite 13.2 N/A N/A
AR# 42613
Date Created 06/27/2011
Last Updated 05/26/2014
Status Archive
Type General Article
IP
  • SPI-4 Phase 2 Interface Solutions