UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42666

Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v2.1 (AXI) - Ability register returns incorrect value

Description

In the Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper v2.1, the Ability register (0x4FC) always returns either 32'b1 or 32'b0.

Solution

In v2.1rev1 update and later versions of the Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper, this issue has been corrected. To download the rev1 update, see (Xilinx Answer 40634).

Linked Answer Records

Master Answer Records

AR# 42666
Date Created 06/17/2011
Last Updated 05/23/2014
Status Archive
Type General Article
IP
  • Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper