To work around this issue, you must change the ports of GTXE2_CHANNEL and GTXE2_COMMON instantiation.
Modification in GTXE2_CHANNEL Instantiation
In the /example_design/gt_wrapper_gt.v/vhd file:
Change:
'CPLL_RXOUT_DIV'
To:
'RXOUT_DIV'
and...
Change:
'CPLL_TXOUT_DIV'
To:'TXOUT_DIV'
Modification in GTXE2_COMMON Instantiation
In the /example_design/gt_wrapper.v/vhd:
Change:
BGBYPASS => tied_to_ground_i,
BGMONITOREN => tied_to_ground_i,
To:
BGBYPASSB => tied_to_vcc_i,
BGMONITORENB => tied_to_vcc_i,
Also, QPLLREFCLKSEL port needs to be changed from "000" to "001". Please check (Xilinx Answer 42842)for more information.
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 40630 | LogiCORE IP RXAUI v2.1 - Release Notes and Known Issues for the 13.1 ISE Software | N/A | N/A |
| Answer Number | Answer Title | Version Found | Version Resolved |
|---|---|---|---|
| 42615 | Design Advisory for 7 Series FPGA Transceivers - GTX Port Name Changes in ISE 13.2 Software | N/A | N/A |