UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42678

13.2 Bitgen - Incorrect occurrence of "ERROR:Bitgen:342 - This design contains pins which are not constrained (LOC) to a specific location or have an undefined I/O Standard (IOSTANDARD)"

Description

For the 7 Series family, bitgen will issue an error message if there are any I/Os that do not have pin constraints or have an undefined I/O Standard. See Xilinx (Xilinx Answer 41615) for further details.

This error message erroneously occurs when there is a differential pair and the P-side has a LOC and IOSTANDARD constraint.

Solution

This is a bug in software and will be fixed in a future software version. To work around, the user can define the LOC and IOSTANDARD for the N-side of the differential pair.

NOTE: If you use PlanAhead tool to define the P-side LOC and IOSTANDARD constraints, the tool will automatically write the N-side LOC and IOSTANDARD constraints.


Linked Answer Records

Associated Answer Records

AR# 42678
Date Created 10/13/2011
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT