UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42826

13.2 Partial Reconfiguration MAP - "ERROR:PhysDesignRules - Component: ABC is placed incorrectly at site IOB_XXYY..."

Description

The following error occurs if I run my Partial Reconfiguration design through MAP:

"ERROR:PhysDesignRules - Component: test_count is placed incorrectly at site IOB_X0Y385.
This site is part of the private area group owned by Partition: pblock_U2_RP_Count.
This component belongs to Partition: Static."

Solution

This is a known issue that only affects devices that use the Stacked Silicon Interconnect (e.g., Virtex-7 xc7v1500t and xc7v2000t devices). This error only occurs in Partial Reconfiguration designs which do not have all the top level I/Os locked to IOBs with LOC constraints.

To work around this issue, use LOC constraints for all the I/Os in your design.

This issue is scheduled to be fixed in the ISE 13.3 software release.

AR# 42826
Date Created 06/29/2011
Last Updated 05/23/2014
Status Archive
Type Known Issues
Devices
  • Virtex-7
Tools
  • ISE Design Suite - 13.2