UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42827

MIG v3.8 Virtex-6 QDRII+ - ChipScope cores are not detected in the JTAG device chain

Description

ChipScope Analyzer cores are not detected when the BIT file is downloaded on board for MIG v3.8 Virtex-6 QDRII+ SRAM designs due to an issue with BITGEN options. The default option for the QDRII+ designs is "-g next_config_addr:0x00000000". This causes the ChipScope Analyzer to not find the core units after configuration:

"INFO: Found 0 Core Units in the JTAG device Chain."

Solution

To work around the problem the BITGEN option "next_config_addr" can be removed or set to "-g next_config_addr:None" in the "bitgen_options.ut" file located in the "par" folder.

This is scheduled to be fixed in the 13.3 release.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
41347 MIG Virtex-6 and Spartan-6 v3.8 - Release Notes and Known Issues for ISE Design Suite 13.2 N/A N/A

Associated Answer Records

AR# 42827
Date Created 06/24/2011
Last Updated 05/20/2012
Status Active
Type Known Issues
Devices
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
IP
  • MIG