We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 42832

MIG 7 Series v1.2-v1.4 DDR3 - FULL calibration mode violates tREFI requirement


MIG 7 Series v1.2-v1.4 DDR3 designs exceed the maximum refresh time in FULL calibration mode (SIM_BYPASS_INIT_CAL="SIM_INIT_CAL_FULL").


The JEDEC specifications state that a maximum of eight refreshes can be postponed up to 9*tREFI periods, and after that refreshes should be pulled in to meet the tREFI time.

The MIG 7 Series v1.2-v1.4 DDR3 design is violating this specification when SIM_BYPASS_INIT_CAL="SIM_INIT_CAL_FULL".

There is currently no workaround, so these violations can be ignored for now.

This issue is due to be fixed in MIG v1.5 to be released in ISE 14.1.

Linked Answer Records

Master Answer Records

Associated Answer Records

AR# 42832
Date Created 06/27/2011
Last Updated 08/13/2014
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG